



To Extract BOM:

Item\tQuantity\tAssemblyOption\tPart\tPCB Footprint\tDescription\tDataSheet\tManufacturer\tManufacturer P/N\tSolidRun P/N\tReference
{Item}\t{Quantity}\t{ASSY}\t{Value}\t{PCB Footprint}\t{DESCRIPTION}\t{Datasheet}\t{Manufacturer}\t{Manufacturer P/N}\t{SolidRun P/N}\t{Reference}






Do not load these signals.
Pull-up/Full-down must be placed next to B2B pins


Review(P1): Make sure R100 is placed near J2001

Three mechanical holes for the MicroSoM






From 88F6820 SYSRST_OUT

miniPCIe0




miniPCIe1






[SIM CARD PIN-MAP]

PIN NO.	DESCRIPTION
#1	Vcc(Supply V)
#2	RST(Reset)
#3	CLK(Clock)
#4	Reserved
#5	GND
#6	Vpp(Program V)
#7	I/O
#8	Reserved
G1-G6	GND
Defect	Card Detector
Switch	Common/GND
Card Insertion Condition	DETECT SWITCH
Without Card	Open (OFF)
Card Insertion	Close (ON)








 Copyright (c) 2015 SolidRun Ltd.
Released under Creative Commons Attribution 3.0 Unported License
All Rights Reserved

Size A	Title ClearFog Pro Evaluation Board	Rev Rev-2.1
Date:	Wednesday, October 28, 2015	Sheet 5 of 19



USB2.0
- Common Mode Choke



microUSB to UART







GE0: RJ45 Connector





SFP + defines maximum current withdraw from V_3.3TX and V_3.3RX as 300mA each.


SFP TRANSCEIVER Power




ICSP Header




PIC16F1937




AP Reset Switch (GPIO)




COM with MV Device




For SW Configuration Usage




LEDs







Bypass capacitors for MDIO
passing underneath GNDC




Bypass capacitors between GNDC and GND





Carrier DC-DC PGOOD Signals will enable CPU DC-DC
on uSoM. Signal is pulled up on uSoM.






SLIC TDM Module connectors




PART NO.	XX	X	IXX	
Device	Address Options	Temperature Range	Package	
Device: MCP3021T: 10-Bit 2-Wire Serial A/D Converter (Tape and Reel)				
Temperature Range: E = -40°C to +125°C				
Address Options:				
	XX	A2	A1	A0
A0	=	0	0	0
A1	=	0	0	1
A2	=	0	1	0
A3	=	0	1	1
A4	=	1	0	0
A5*	=	1	0	1
A6	=	1	1	0
A7	=	1	1	1
* Default option. Contact Microchip factory for other address options				
Package: OT = SOT-23, 5-lead (Tape and Reel)				

Examples:




- MCP3021A0T-E/OT: Extended, A0 Address, Tape and Reel
- MCP3021A1T-E/OT: Extended, A1 Address, Tape and Reel
- MCP3021A2T-E/OT: Extended, A2 Address, Tape and Reel
- MCP3021A3T-E/OT: Extended, A3 Address, Tape and Reel
- MCP3021A4T-E/OT: Extended, A4 Address, Tape and Reel
- MCP3021A5T-E/OT: Extended, A5 Address, Tape and Reel
- MCP3021A6T-E/OT: Extended, A6 Address, Tape and Reel
- MCP3021A7T-IE/OT: Extended, A7 Address, Tape and Reel



Layout (P1): Place resistors as close possible to B2B pins.




Do not load these signals. Pull-up/pull-down must be placed next to B2B pins




PCA9555 16-bit I2C and SMBus I/O port with interrupt 5 V tolerant I/Os

I/O port
When an I/O is configured as an input, FETs Q1 and Q2 are off, creating a high impedance input with a weak pull-up to VDD. The input voltage may be raised above VDD to a maximum of 5.5 V




FAN Power Control




Copyright (c) 2015 SolidRun Ltd.
Released under Creative Commons Attribution 3.0 Unported License
All Rights Reserved

Size A	Title ClearFog Pro Evaluation Board	Rev Rev-2.1
Date: Wednesday, October 28, 2015	Sheet 15 of 19	





ADDR0 = always 0x0
SMI ADDRESS is the inverted value = 0x4



Pin	Name	Functionality	Default	Jumper/DPR
35	NO_CPU	CPU ATTACHED	PU	PD.NC
34	LED_SEL[1]	LED Functionality	PU	PD.NC
33	LED_SEL[0]	LED Functionality	PU	PD.NC
39	S_SEL	Connect serdes to port 4 or 5	PD	PU
38	FLOW	Advertise auto-neg flow control	PD	PU
36	EEE_WP	Enable energy efficient Ethernet	PD	PU.NC
70	P5_VDDOS[0]	Port 5 power rail select	PU	PD
66	P5_VDDOS[1]	Port 5 power rail select	PU	PU
67,68,69	P5_OUTD[2:0]	0x7 = RGMII	PU	No option
94	P6_VDDOS[0]	Port 6 power rail select	PU	PD
90	P6_VDDOS[1]	Port 6 power rail select	PU	PU
91,92,93	P6_OUTD[2:0]	0x7 = RGMII	PU	No option
85,86,87,88	ADDR[4:1]n	SMI ADDRESS	PU	0x2

PHY Power configurations

88E1512 power configurations:
 1. using internal lv8 and lv0 regulators.
 2. VDDO_SEL config VDDO to operate at 2v5/3v3.



PHYADD configuration


88E1512 PHY configuration options:
 PHY_address=1


Table 53: Configuration Mapping

Pin	CONFIG Bit 1	CONFIG Bit 0	Value Assignment
CONFG 0	0	0	PHYADD[0] = 0 VDDO_LEVEL ¹ = 3.3V
CONFG 1	1	1	PHYADD[0] = 1 VDDO_LEVEL ¹ = 3.3V
CONFG 1	0	0	PHYADD[0] = 0 VDDO_LEVEL ¹ = 2.5V
CONFG 0	1	1	PHYADD[0] = 1 VDDO_LEVEL ¹ = 2.5V



¹ This is valid only for 88E1510/88E1512. For 88E1518, the VDDO_LEVEL is fixed at 1.8V, hence the bit mapping for VDDO_LEVEL is ignored.

1. PHYADD=1
2. VDDO=3.3v











PORT-1 MDI I/F






PORT-0 MDI I/F









PORT-3 MDI I/F









PORT-2 MDI I/F



PORT-4 MDI I/F



PoE Module connector, including two mechanical pins



- R2_LED_P2_LED0_NO_CPU >> R47 150-R0603 P4 P5 LED_Sink
- R1_LED_P1_LED0_LED_SEL[1] >> R48 150-R0603 P2 P3 LED_Sink
- R0_LED_P0_LED0_LED_SEL[0] >> R49 150-R0603 P0 P1 LED_Sink

- P1 P3 P5 LED1 Source >> EE_DOUT_C3_LED_P5_LED0
- P0 P2 P4 LED1 Source >> EE_CS_C2_LED_P4_LED0_S_SEL
- P1 P3 P5 LED0 Source >> EE_CLK_C1_LED_FLOW
- P0 P2 P4 LED0 Source >> EE_DIN_C0_LED_P3_LED0_EEE_WP

	C0 LED	C1 LED	C2 LED	C3 LED
R0 LED	Port 0 LED 0	Port 1 LED 0	Port 0 LED 1	Port 1 LED 1
R1 LED	Port 2 LED 0	Port 3 LED 0	Port 2 LED 1	Port 3 LED 1
R2 LED	Port 4 LED 0	Port 5 LED 0	Port 4 LED 1	Port 5 LED 1

